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The lost 
silicon 
process 
Michael Sailor, professor 
of  chemist ry  at University 
of California, San Diego, 
and his team have developed 
a way to transfer the 
optical propert ies  of  si l icon 
sensors,  once thought  to 
be the exclusive domain of  
"nanostructured" crystal l ine 
materials, such  as porous sili- 
con, to a variety of organic 
polymers.  
Silicon's downs ide  is that 
it is not  particulari ly 
b iocompatible,  not  flexible 
and it can corrode, says 
Sailor. "You need someth ing  
that possesses  all three 
traits if you want  to use it 
for medical  applications. 
You also need someth ing  
that's corros ion resistant if 
you want  to use it as an 
env i ronmenta l  sensor.This  is a 
new way of making a nanos- 
t ructured material  w i th  the 
un ique optical propert ies  of  
porous  silicon, combined  wi th  
the reliability and durabil ity of 
plastics." 
The process  first starts by 
treating a sil icon wafer with 
an electrochemical  etch to 
produce a porous  sil icon chip 
contain ing a precise array of  
nanometer-s ized holes. This 
gives the chip the optical 
propert ies  of  a photon ic  crys- 
tal-a crystal wi th a periodic 
structure that can precisely 
control  the t ransmiss ion of 
light, much  as a semiconduc-  
tor controls the t ransmiss ion 
of  electrons. The scientists 
then  cast mol ten or dissolved 
plastic into the pores of  the 
f inished porous  sil icon pho- 
tonic ch ip .The sil icon chip 
mold  is dissolved away, leaving 
behind a flexible, b iocompati -  
ble "replica" of the porous  
sil icon chip. 
Organic chemical deposition 
Nanolayers Ltd, an organic 
semiconductor  technology 
company, has become the first 
company  to receive funding 
approval from Israel's new 
'Heznek' programmr, adminis- 
tered by the Office of  the Chief 
Scientist. Mi l lennium Materials 
Technology Fund, Nanolayers' 
lead investor, spearheaded the 
appl ication.The Nanolayers 
technology was developed by 
Dr. Shlomo Yitzchaik of The 
Hebrew University of  Jerusalem 
and l icensed exclusively to 
Nanolayers by its technology 
transfer arm, Yissum. 
The 'Heznek' p rogramme is an 
innovative government  pro- 
gramme that matches invest- 
ments  dollar-for-dollar, up  to 
$ lm,  made by qualified Venture 
Capitalists. Mi l lennium was 
amongst  the first Funds to 
qualify.The government  shares 
can subsequent ly  be acquired 
by the investors, at the initial 
price, at any t ime within five 
years. 
Nanolayers possesses a new 
organic chemical  deposit ion 
process that has the ability to 
create functional electronic 
components  one molecular 
layer at a t ime.These layers 
exhibit propert ies that compare 
with, alad even surpass impor- 
tant e lements of current  inor- 
ganic manufactur ing technolo- 
gy. Initial applications include 
flat panel  displays and comput-  
er chips. 
Cost-effective high-Q inductors 
IMEC, Europe's microelectron- 
ics R&D center, has introduces 
wafer-level packaging tech- 
niques on top of  back-end-of- 
line IC processes, to realise 
cost-effective high-Q inductors. 
The technology is of particular- 
ly interest for RE and micro 
wave systems. 
The low quality factors (typical- 
ly 5 to 10) of traditional on- 
chip inductors are a roadblock 
in the further development  of  
si l icon-based technologies at 
RE and microwave frequencies. 
IMEC has developed a new 
technique for the realisation of  
inductors on top of processed 
ICs: by post-processing wafer- 
level thin-film layers of  Cu met- 
allisation and low-k dielectrics 
on top of  the passivation of  
five metal layer back-end-of-line 
Cu/oxide wafers where  Q-fac- 
tors above 30 can be obtained. 
Target frequencies of the thin- 
film inductors cover the 1 to 
20GHz frequency range.A lnH 
spiral inductor with a Q factor 
topping 30 in a frequency 
range from 2.6GHz to 8.6GHz 
has been demonstrated with a 
peak Q of 38 around 4.7GHz 
and resonance freqnency of 
29GHz.The combinat ion of 
post-processed passives with 
patterned ground shields under- 
neath spiral inductors, further 
increases the Q factor and sig- 
nificantly extends the perform- 
ance of the spiral inductors 
towards higher frequencies. 
The post-processing is compati- 
ble with both  AI and Cu back- 
end with no per formance shift 
in the underlying interconnect  
layers and devices.Thin-fi lm 
wafer-level packaging means  
the solution is cost effective 
and consumes  no additional sil- 
icon real estate. Models for the 
inductors are available nabl ing 
co-design of post-processed 
inductors and the RF circuit. 
Using this technique, IMEC has 
created opportunit ies for cost- 
effective highly-integrated high- 
performance RF and microwave 
ICs.These can be mounted  and 
interconnected using IMEC's 
multi-layerTFT to produce high- 
performance miniature system- 
in-a-package solutions for wire- 
less te lecoms applications. 
Seiko and SOl 
Japanese Seika is exclusive dis- 
tr ibutor in China for products  
based on Soitec's Smart Cut 
technology. Seika will staff its 
Shanghai office with a sales- 
force dedicated to Soitec's 
offerings.The new agreement  
builds on a ten-year distribution 
partnership between the two 
companies.  Soitec believes that 
it is the first SOI company  to 
establish a sales and customer  
support  base in China. 
Andre Auberton-Herve, Soitec 
president and CEO, says the deal 
"will help us reach new cus- 
tomers and markets - not only 
with our Unibond wafers, but 
also with future products, cur- 
rently in development, based on 
advanced new substrates." 
SiGen 
SOl for 
opto 
Silicon-on-insulator (SOI) 
wafer suppl ier  Silicon Genesis 
Corporat ion has secured a 
blanket order to provide sub- 
strates for integrating single 
chip optoelectronics  into stan- 
dard sil icon chip process ing.  
The product  has been quali- 
fied. SiGen bel ieves the collab- 
oration has the potent ial  to 
lead to large wafer vo lumes 
from the techno logy for opti- 
cally enabled VLSI products .  
Silicon on InsulatorTecno-  
logies (Soitec) however  has 
been awarded $5m in its US 
patent  suit against Silicon 
Genesis when a jury in the 
District Court  of  Massachu- 
setts awarded the damages 
after conc lud ing that SiGen 
had infr inged a key claim in a 
patent  cover ing techno logy  in 
Soitec's "Smart Cut" technolo-  
gy for si l icon-on-insulator 
wafers. 
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